]	Enrollment No:					Exam Seat No:					
			C	LU.S	SHA	JHA	JNI	ER	SITY		
	Summer Examination-2017										
;	Subject	Name:	Hardw	vare Des	criptiv	e Langu	age				
;	Subject Code: 5TE01HDL1				Branch: M.Tech (VESD)						
;	Semeste	er: 1	Date:	28/03/20	017	Time: 1	10:30 To	01:30	Marks: 70		
	(2) (3)	Instructi Draw ne	ions wr eat diag	ritten on	main aı d figure	nswer boo es (if nece d.	ok are str essary) at	ictly to t	e instrument is prohibited. be obeyed. aces.		
Ο 1		A 44 a	4 4l 4	fallarrir	~ ~		ION – I	Ĺ		(07)	
Q-1	a.			f ollowin og HDL:		uons:				(07)	
	b.			OP stand							
	c.	Can a t	test ben	ich be wi	ritten u	sing Veri	log HDL	?			
	d.	, and the second se)	
	e.										
	f. g.		•	•			_	HDL?			
	g.	g. Is there a Boolean type in Verilog HDL?									
Q-2	Attempt all questions									(14)	
	(a)				-		_		e description language?		
	(b)	Expian	n m aet	an win	ехапірі	ie benavio	orai style	uesign 1	n Verilog HDL.		
						()R				
Q-2				uestions						(14)	
	(a)	Enlist (Compil	er Direc	tives us	sed in Vei	rilog HD.	L and ex	plain any four in detail.		

Q-2

Explain in detail with example Mixed style design in Verilog HDL. **(b)**

Q-3 **Attempt all questions (14)**

State different built in primitive gates available in Verilog HDL. Explain any two Write a model, in behavioral style, for the 8-to-1 Multiplexer. (a)

(b)

OR

Q-3 **Attempt all questions (14)**

Enlist Data types used in Verilog HDL and explain any four in detail. (a)

Write a model, in structural style, for the 1 bit Full Subtractor. **(b)**



SECTION – II

	Define the following terms	(07)				
a.	What is test bench?					
b.	When is a label required for a block?					
c.	Is it necessary to specify a delay in an always statement?					
d.	What is the difference between a gate instantiation and a module instantiation?					
e.	How does the casex statement differ from the case statement?					
f.	Write syntax of Loop Statement.					
g.	Give an example of how turn-off delay is used in a continuous assignment.					
	Attempt all questions	(14)				
(a)	Explain in detail MOS switches and Bidirectional switches.					
(b)	Explain the Edge-triggered Sequential UDP.					
	OR					
	Attempt all questions					
(a)	Explain Net Delays with example in detail.					
(b)	Explain Initial Assignment statement with example					
		(4.4)				
()	• •	(14)				
	<u> </u>					
(D)	Explain synthesis in design process.					
	OR					
	Attempt all Questions	(14)				
(a)	Explain Case Statement with example					
(b)	Explain Procedural Assignments statement					
	b. c. d. e. f. g. (a) (b)	 b. When is a label required for a block? c. Is it necessary to specify a delay in an always statement? d. What is the difference between a gate instantiation and a module instantiation? e. How does the casex statement differ from the case statement? f. Write syntax of Loop Statement. g. Give an example of how turn-off delay is used in a continuous assignment. Attempt all questions (a) Explain in detail MOS switches and Bidirectional switches. (b) Explain the Edge-triggered Sequential UDP. OR Attempt all questions (a) Explain Net Delays with example in detail. (b) Explain Initial Assignment statement with example Attempt all questions (a) Explain Conditional Assignments statement with example (b) Explain synthesis in design process. OR Attempt all Questions (a) Explain Case Statement with example 				

